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jitter on the order of 0.1 ps to 2 ps [1, 2] . This amount of aperture jitter, combined with comparator ambiguity, limit the resolution of electrical ADCs as the sampling frequency approaches 10 Gs/s. To achieve high resolution at 10 Gs/s sampling rates, the aperture jitter needs to be reduced to the order of 10 fs to 50 fs. Mode-locked lasers with low phase noise (50 fs) have been demonstrated and can be used for optical sampling systems, suggesting that ADCs utilizing optical sampling techniques might be produced which out-perform electronic ADCs.
The Air Force Research Laboratory/Rome (AFRL/Rome) has performed extensive research in photonics and anticipates that optical sampling can be used for the conversion of analog signals into digital signals at 10 Gs/s with extremely high resolution on the order of 12 to 14bits [4] . AFRL also anticipates that 100 Gs/s ADCs with multiple bits of resolution will be possible in the near future. While AFRL expertise in photonics is extensive, in order to prove out these ideas, AFRL sought expertise in the area of high speed electrical components which would be required to complete a photonic ADC system.
To this end, the Special Purpose Processor Development Group (SPPDG), Mayo Clinic, was contracted by AFRL to study potential architectures for the optical-to-electrical (O/E) conversion stage of high-performance (10 Gs/s to 100 Gs/s) photonic analog-to-digital converters (ADCs).
In the original statement of work [3] , Mayo proposed six tasks starting with the O/E architecture study in TASK 1 and ending with an integrated "near monolithic" photonic ADC in TASK 6. A budget for all six tasks was also proposed. Due to funding circumstances at AFRL, it was decided that Mayo would work on TASK 1 and write a report summarizing the O/E architecture study. This paper serves as the final report for this study.
Architecture Overview
For this O/E architecture study, AFRL has proposed a novel photonic ADC architecture that quantizes and samples the analog signal optically versus electrically [4, 5] . There are two main advantages of optical sampling employed in this architecture. First, the sampling clock is generated optically with a mode-locked laser which results in a low-jitter clock. Second, the analog signal is quantized optically, which simplifies the complexity of the electrical portion of the photonic ADC.
A block diagram illustrating the proposed optical and electrical sections of a 3-bit photonic ADC is shown below in Figure 1 . The optical section was designed by AFRL and the electrical section was designed by Mayo as a result of this O/E architecture study. The operation of the optical section will be discussed first followed by the details of the electrical section. where the optical to electrical conversion takes place. Before the electrical section of the photonic ADC is discussed, the performance of the photodiodes will be summarized.
Photodiode Performance
For this architecture study, AFRL and Mayo elected to use Discovery Semiconductors, Inc., DSC-30S, Wide Bandwidth High Power Low Distortion PIN Diode [6, 7] . AFRL characterized the DSC-30S with 0.117 mW of input power pulses that would be representative of the light pulses output from the saturable absorbers. The output of the DSC-30S generated a 40 mV pulse with a full width half max value of 32 ps when terminated into 50 ohms. This data played a key role in directing the electrical architecture. The electrical pulse from the DSC-30S
PIN diode was large enough that it could be amplified and then captured with an asynchronous current mode logic (CML) latch.
Before the DSC-30S PIN diode was characterized it was believed that the current pulses from the PIN diode would be so small that they would have to be integrated onto a capacitor and sampled. This would require sample and hold and reset circuitry which can add sampling noise and reset errors on the integrating capacitor. Correlated double sampling (CDS) is commonly used to cancel the many errors associated with sampling and resetting an integration capacitor [8, 9] . Fortunately for this architecture study, the performance of the DSC-30S PIN diode didn't require an integration capacitor. The signal from the diode could be directly amplified with a high-bandwidth, low-gain amplifier.
To model the DSC-30S, a pulsed current source was used to drive a parallel combination of a 50 ohm resistor and a 250 fF capacitor to ground. Simulation models were created to represent the loading of the test equipment used by AFRL for the DSC-30S characterization.
Once the simulation models were complete, the parameters of the pulsed current source were adjusted to reproduce the measured waveform of the DSC-30S.
Electrical Section Overview
The electrical section of the photonic ADC, shown above in The outputs of the SR latches are synchronized to the system clock with seven metastability latches. The metastability latches are clocked by a delayed copy of the optical sampling clock that is converted to an electrical clock by the clock-receiver (CLK rcvr). The clock-receiver creates a differential clock signal that is connected to a clock-distribution block.
The clock-distribution block generates two phases of the clock. One phase is used to clock the metastability latches to capture the asynchronous data from the SR latches. The other phase is connected to the "Reset" inputs of the SR latches to reset them before the next set of pulses is expected from the amplifiers (AMP1 -AMP7). Once the data has been captured by the metastability latches it is converted to a 3-bit Gray code. A detailed block diagram of the gray code encoder is shown above in Figure 2 . The 3-bit Gray code encoder can be easily implemented with four exclusive (XOR) gates. In Figure   2 , three buffers (BUF) were added along with additional latches. The buffers are needed to match the path delays between latches. The extra latches are needed to keep the data synchronized after each level of logic gates. The latches are clocked at 10 GHz which allows a 100 ps window for data to be processed by one level of logic (XOR's and BUF) before it is resynchronized by another set of latches.
Mayo implemented a 4-bit Gray code encoder in a different project with an expected performance of 20 GHz. Because of this experience, Mayo did not deem it necessary to resimulate the 3-bit Gray code encoder logic used in this architecture study. Therefore the simulation model for the electrical section of the photonic ADC, shown above in Figure 1 , stopped at the output of the metastability latches. The next section will discuss the circuit topologies for the amplifier, SR latch, clock receiver, clock distribution, and the metastability latch that were custom designed by Mayo for this O/E architecture study.
Circuit Details
Five key circuits needed to be designed for this architecture study. First, the amplifier used to amplify the single-ended 40 mV pulses from the photodiodes. Second, the SR latch needed to asynchronously capture the data pulses from the amplifiers. Third, the clock receiver which was modified version of the amplifier. Fourth, the clock distribution circuitry for the SR latches and metastability latches. Fifth, the metastability latches used to synchronize the data from the SR latches. Mayo used IBM's SiGe BiCMOS 7HP technology with Ft and Fmax of 120 GHz and 100 GHz respectively for circuit design and simulations [10] . The technology and the circuit topologies explored led to the use of positive and negative 2.5 V power supplies.
Additional comments about technology options will be discussed in the conclusions section of this report.
Amplifier
Shown below in Figure 3 , is a detailed block diagram of the amplifier (AMP) used in one of the seven thermometer code data paths. Each amplifier has a signal input pin (INP) and a reference input pin (REF). Both inputs are 50 ohm terminated to ground. The signal input pin is connected to an external pad that would be connected to the output of the DSC-30S PIN diode.
The reference input is connected to an adjustable bias reference that is used to set the threshold voltage for the amplifier. The programmability of the threshold voltage allows the amplifier circuit to be used with other PIN photo-detector diodes with different output voltages as they become available. In Figure 3 , the bias reference is controlled with an external analog voltage.
Other options would be to control the bias reference circuit with a digital-to-analog converter (DAC). In this study the threshold voltage was set to 12 -15 mV for simulations. The output of the amplifier is differential with amplitude swings of 250 mV to 300 mV.
These differential outputs can also be referred to as current mode logic (CML) levels. Each amplifier output is connected to the "Set" input of a CML SR latch. The SR latch is used to capture the asynchronous amplified pulsed data from the PIN diode. The output of the SR latch is then synchronized to the system clock by the metastability latches. The schematic of the amplifier will be discussed next followed by the SR latch in the next section. 
SR Latch
The schematic for the SR latch is shown below in 
Clocking Receiver and Distribution
The clock for the electrical section of the photonic ADC is a delayed version of the optical sampling clock as shown in Figure 1 . The delayed optical clock is directly connected to a DSC-30S PIN photodiode without a saturable absorber present. This allows 1 mW of power to be received by the photodiode. AFRL characterized the DSC-30S with 1.0 mW and 1.3 mW of incident power. The results were output voltage pulses with amplitudes of 250 mV to 370 mV respectively and a full width half max value of 34 -38 ps. A new model for the DSC-30S with larger input power was created using the same technique as described above in section 5.2
Photodiode Performance. The parameters of the current source were adjusted to generate a 370 mV pulse into a 50 ohm load with a pulse width of 34 ps.
The clock-receiver path is illustrated below in Figure 6 . The clock-receiver has a similar circuit topology as the amplifier used in each thermometer code data path as illustrated above in Figure 4 . The clock-receiver was modified to accept larger input signals and drive the larger loads associated with the clock-distribution circuitry. The clock-distribution circuitry consists of several CML high-power buffer circuits, predrivers, and drivers to fan out the clocks. The pre-drivers and drivers were used to drive the loads of the metastability latches. The buffers were used to delay the clock signal that reset the SR latches. The power consumed by the clock-distribution circuitry was approximately equal to the rest of the electrical section in the photonic ADC. Details on power consumption will be discussed below in section 7.2. Very little time was spent optimizing the clock-distribution scheme due to funding constraints. This author believes that the clock-distribution power consumption could be reduced with additional design time and/or using higher Ft/Fmax transistors. Technology recommendations will be covered in section 8.
Metastability Latches
The metastability latches were implemented using a custom designed D-latch. The schematic for the custom latch is shown below in Figure 7 
Top Level Simulations and Results
A complete simulation model of the 3-bit photonic ADC shown in Figure 1 was assembled and simulated. The simulation model included the Mayo generated models for the DSC-30S photodiodes, amplifiers, SR latches, metastability latches, clock receiver, and clock distribution buffers. The XORs, buffers, and latches in the gray code encoder show in Figure 2 were not included. Simulations were run using +2.5 V and -2.5 V power supplies and a system clock of 10 GHz. Various data patterns were input into amplifiers from the photodiodes to verify the correct functionality of the SR latches and metastability latches. The remaining data patterns are decimal values 1 and 2, which show the effects of when both amplifiers (Amp Out 1 and 2) send pulses to SR Latches 1 and 2. Data is then captured by Metastability Latches 1 and 2. Since the value is always equal to or greater than 1 it can be observed that AMP 1 always sends a pulse to set SR Latch 1 every period. SR Latch 1 is always high when Metastability Latch 1 samples it resulting in the output of Metastability Latch 1 remaining high every clock period. This is a feature that minimizes the number of transitions each metastability latch has to make. Thus the maximum data switching rate for any metastability latch is every other clock period. This effect can be observed in Figure 8 looking at the waveform labeled "Metastability Latch 2 in Gray Code Encoder."
Timing Diagram

Power Consumption
The power consumption for the 3-bit photonic ADC is presented in the following three tables. The tables illustrate the amount of power that is needed for ADC function (Table 1) versus the clock distribution circuitry ( Table 2 ). The power numbers were obtained from simulations using nominal power supplies (+2.5 V and -2.5 V) and nominal temperature (25 C).
Since the 3-bit Gray code encoder and off chip drivers were not simulated as part this study, the power for these circuits is estimated and is prefixed with an asterisk. Table 3 shows the total power for the electrical section of 3-bit photonic ADC proposed in this study. Total Power for ADC Function 1154mW 
Conclusions
The purpose of this final report was to document the results of Mayo's architecture study to support AFRL in the implementation of a 3-bit photonic ADC. Mayo architected the electrical section based on the system requirements from ARFL and the characterization data obtained by ARFL for the Discovery Semiconductor DSC-30S PIN photo-detector diode. The design and simulations were performed using IBM's SiGe BiCMOS 7HP technology with Ft and Fmax of 120 GHz and 100 GHz respectively, which was the state-of-the-art SiGe technology available
